





### Introduction

Controlling advanced accelerated hardware chips, especially NVIDIA GPUs, is critical to remaining an international leader in innovative technology. Even with control, organizations that fail to optimize these underlying hardware systems cannot maintain longer-term competitive advantages. Luckily, the true potential of GPUs remains essentially untapped.

Achieving peak GPU performance has eluded even the most advanced companies due to the current limitations in managing and manipulating how data flows and threads execute on these GPUs. These limitations present a tremendous opportunity that Arc Compute aims to harness with its ArcHPC software suite.





- Introduction
- - ArcHPC Nexus
  - A100
  - PoC 5 Results
- Industry Problem

- Defacto Industry Solutions
- ArcHPC Suite
- Benefits of ArcHPC Suite
- Interoperability Overview



## **Table of Contents**

- Foundational Concepts
- What You'll Learn
- Case Studies

- Impact of Problem
- Summarization of Root Problem
- Methodology of Solving the Problem



### **Foundational Concepts**

- Everything that occurs on a computer relates back to machine code and that code moves around based on read and writes.
- How code executes.
  - Example NVIDIA CUDA Kernel; prominent AI/ML chip
- There are inherent latencies in all architectures between when data is being copied, memory access operations, and when it is being "worked" on, arithmetic operations.
- Code is written in siloed and compartmentalized environments.
  - Team A is building their code to provide X and Team B is building their code to provide Y and neither of them is working together to contemplate whether the hardware it's running on will be fully utilized or optimized.
- GPUs are designed to maximize throughput for parallel computing.
- Code is written as serialized execution so the latency between series of sequential execution is the most important once resource needs are met.



- Underutilized GPUs negatively impact performance; it is impossible to utilize the GPU fully.
- GPU(s) have operational performance triggers, which result in the GPU(s) performing better.
- Kernel that ArcHPC can manage.
- control of the accelerated hardware.

## What You'll Learn

- List of optimization points per stage in the process of running a CUDA
- Execution Operations for kernels to complete applications on GPUs are not
  - rigid but fluid, adaptable and malleable. Achieving complete control over
  - compute and architecture is attainable with low level solutions to dominate



Process of Running a CUDA Kernel

	Stage	Optimization Capabilities of ArcHPC
1	CPU sets up initial states on GPU	N/A
2	CPU uploads system kernels (malloc/free/memcpy/CNP) to the GPU	N/A
3	CPU starts executing the CUDA process	N/A
4	CUDA process creates table on CPU of corresponding kernels to run and name those kernels	N/A
5	CUDA process performs malloc on the GPU side	By default, CUDA malloc is on stream 0, this is a blocking stream. This stream will cause all kernels to stop running until this is finished. By modifying the stream that is represented as stream 0 between different VMs allows unoptimized code to run with corresponding code and experience pseudo syncs on a CPU level. The CPU operates at a faster frequency than the GPU a majority of the time allowing it to finish faster. Longer term we can allow for FPGAs to perform the pseudo sync as well.
6	CUDA process performs memcpy on the GPU side	By default, CUDA memcpy is on stream 0, this is a blocking stream. This stream will cause all kernels to stop running until this is finished. By modifying the stream that is represented as stream 0 between different VMs allows unoptimized code to run with corresponding code and experience pseudo syncs on a CPU level. The CPU operates at a faster frequency than the GPU a majority of the time allowing it to finish faster. Longer term we can allow for FPGAs to perform the pseudo sync as well.
7	CUDA process uploads kernel to execute to GPU side	The kernel upload operation is intercepted and allocated on the CPU for our own use cases, we can also look at the "calling size" of the GPU kernel. This allows us to determine the size of the data without requiring us to analyze the data. We experience latency in this stage for the first initial kernel recording(s) and measurements.
8	CUDA process performs kernel operations	Multiple kernels can be concurrently executed. As a kernel experiences a warp stall(s) other kernels can be completed.
9	CUDA process performs memcpy on the GPU side	By default, CUDA malloc is on stream 0, this is a blocking stream. This stream will cause all kernels to stop running until this is finished. By modifying the stream that is represented as stream 0 between different VMs allows un optimized code to run with corresponding code and experience pseudo syncs on a CPU level. A CPU operates at a faster frequency than the GPUs majority of the time allowing it to finish faster. Longer term we can allow for FPGAs to perform the pseudo sync as well.
10	CUDA process analyzes it on CPU side	N/A

### Summary of Functions

### Capabilities

- Code Management
- System Management

### Abilities

- User Defined Rejections
- Code
  - $\circ~$  Machine Code Denial
  - Machine Code Intercept
  - Machine Code Trap
  - Machine Code Replace
  - Machine Code Orchestration
- System
  - System Discovery
  - System Mapping
  - System Spoofing
  - System Compartmentalization

Introducing

# ArcHPC



### **Case Studies Overview**

#### **Overview**

Arc Compute conducted four experiments to determine whether increasing the throughput to a GPU could boost its performance. This investigation aimed to activate intrinsic low-level optimization points within the GPU and identify any limitations within our software. ArcHPC Nexus (Beta version) successfully eliminated inherent obstacles found in NVIDIA's fractional GPU solutions, thus enabling all Streaming Multiprocessors (SMs) to be fully accessible for tasks that share GPU resources.

#### **Findings**

- Increasing throughput to a GPU and removing barriers that are found in NVIDIA Fractional GPU solutions increases the performance of a GPU while increasing user/task density.
- With Nexus, compute times for workloads, such as AI/ML training, can be reduced by 28.5% to 67.5% without optimizing the code for Nexus.
- The performance of a GPU can be increased by 140% to 308% using the Nexus.
- User/task density can be increased by 100% while increasing performance by 140% to 211%; this results in a 28.5% to 52.6% reduction in compute time.
- Nexus reduces energy consumption for task completion/computations by 13.679% to 38.832%.
- There are many more optimization capabilities to increase performance even further, and they're already being worked on by Arc Compute.

#### **To Discover**

Can performance be increased further, and why?



## Case Study 1



## Performance **Benchmarks**

The proof of concept was created to explore both the performance enhancements and limitations of ArcHPC Nexus. Performance benchmarks were conducted for two distinct types of jobs based on their varying L2 cache requirements: a small compute job that progressively decreases in size and a large memory compute job that continues to expand. Despite these changes, the computing operation for each job remained unchanged. The objective was to adjust the L2 cache sizes for these jobs to identify the points at which performance begins to degrade.

This approach aims to enable the classification and consolidation of workloads with different GPU compute demands—specifically, those requiring high compute power versus those with high L2 memory needs—within the same architecture, according to targeted performance levels. The architecture in question is equipped with a 40GB NVIDIA A100.

### The three configurations for the tests performed are the following:

- Job-Big performed on full-passthrough (by itself)
- Job-Small performed on full-passthrough (by itself)
- Job-Small and Job-Big performed on a single GPU using ArcHPC Nexus (both started at the same time and ran on the same GPU)

#### **PoC Description**

SGEMM runs multiple times (1024 for compute tasks, 1 for memory tasks). (We use cublas) : C A \* B + 0.5

#### **Operation**:

Start infinite or measure mode — Upload kernels for A, B, and C — Warm up GPU with C = A \* B + 0.5 — Start samples — Start timer — Run for N iterations: C = A \* B + 0.5 — Stop timer — Take average time over the timer — Stop Samples — Calculate min, max, average and post into a csv file

## Case Configurations

### **Configuration 1: Job-Big — Passthrough**

In this configuration, the Job-Big workload is utilizing a full A100 40GB GPU without the use of ArcHPC Nexus.



### **Configuration 2: Job-Small — Passthrough**

In this configuration, the Job-Small workload is utilizing a full A100 40GB GPU without the use of ArcHPC Nexus.



NVIDIA A100 (40gb) GPU

### Configuration 2: Job-Big/Job-Small — Shared

Utilizing ArcHPC Nexus, the Job-Big workload and the Job-Small workload are sharing an A100 40GB GPU with both jobs running simultaneously.





NVIDIA A100 (20gb) GPU (Multiplexed)

**Job-Small Workload** 

Job-Small Workload

### Job-Big Results


#### Compute time is measured in milliseconds per iteration

200.00%

Cases		Job-Big	Matrices	Size (mb)	L2 Cache Utilization	L2 Cache Total (mb)	
Case 0	1024	1024	1024	864	10.75	27%	21.50
Case 1	2048	1024	1024	864	18.13	45%	25.19
Case 2	4096	1024	1024	864	32.88	82%	38.09
Case 3	8192	1024	1024	864	62.38	156%	66.67
Case 4	16364	1024	1024	864	121.23	303%	125.07

	Job-Big Summary								
Cases	Idle	Compute	Performance % (+/-)	L2 Cache					
Case 0	0.1409	0.1151	144.83%	10.75					
Case 1	0.2573	0.2127	141.94%	18.13					
Case 2	0.4385	0.4079	115.00%	32.88					
Case 3	0.854	0.8079	111.41%	62.38					
Case 4	1.6613	3.0672	8.33%	121.23					

### Job-Big Compute Performance Change Using ArcHPC Nexus






### **Job-Small Results**

#### Compute time is measured in milliseconds per iteration

Cases		Job-Smal	l Matrices	Size (mb)	L2 Cache Utilization	L2 Cache Total (mb)	
Case 0	1024	1024	1024	864	10.75	27%	21.50
Case 1	512	1024	1024	864	7.06	18%	25.19
Case 2	256	1024	1024	864	5.22	13%	38.09
Case 3	128	1024	1024	864	4.30	11%	66.67
Case 4	64	1024	1024	864	3.84	10%	125.07

	Job-Small Summary								
Cases	Idle	Compute	Performance % (+/-)	L2 Cache					
Case 0	0.1095	0.167	31.14%	10.75					
Case 1	0.059	0.0928	27.16%	7.06					
Case 2	0.0321	0.0556	15.47%	5.22					
Case 3	0.258	0.0535	-3.55%	4.30					
Case 4	0.018	0.038	-5.26%	3.84					





### Comparing **Results**

Compute time is measured in milliseconds per iteration

	Idle Small		Idle Big		Compute Small		Compute Big					
Cases	Ave	Min	Max	Ave	Min	Max	Ave	Min	Max	Ave	Min	Max
Case 0	0.110	0.109	0.137	0.141	0.118	0.158	0.167	0.163	0.167	0.115	0.113	0.119
Case 1	0.059	0.059	0.076	0.257	0.214	0.280	0.093	0.088	0.094	0.213	0.209	0.217
Case 2	0.032	0.032	0.041	0.439	0.413	0.532	0.056	0.050	0.056	0.408	0.407	0.413
Case 3	0.026	0.026	0.033	0.854	0.797	1.042	0.054	0.045	0.054	0.808	0.801	2.297
Case 4	0.018	0.018	0.023	1.661	1.600	2.061	0.038	0.029	0.040	3.067	2.047	4.621

Cases	Small Compute Performance % (+/-)	Big Compute Performance % (+/-)	Net Performance % (+/-)	L2 Cache Total (mb)
Case 0	31.14%	144.83%	88%	21.50
Case 1	27.16%	141.94%	85%	25.19
Case 2	15.47%	115.00%	65%	38.09
Case 3	-3.55%	111.41%	54%	66.67
Case 4	-5.26%	8.33%	2%	125.07

### A100 - ArcHPC Nexus Net Performance Increase VS L2 Cache Demand



### Conclusion

#### Job-Big: Performance

In Configuration 3, the computation time for the workload limited by memory was 0.1151 milliseconds, in contrast to 0.1409 milliseconds when it used the entire GPU in Configuration 1. Typically, using half the resources in Configuration 1 would result in computation times that are twice as long. However, this did not happen with ArcHPC Nexus. For the workload cases limited by large memory in Configuration 3, Nexus improved performance by between +8% and +144%.

#### **Job-Small: Performance**

In Configuration 3, the compute-limited workload finished in 0.167 milliseconds, as opposed to 0.1095 milliseconds when the full GPU was used in Configuration 2. Typically, one might expect Configuration 2 to require double the computation time when provided with half the resources. However, this expectation does not apply to ArcHPC Nexus. For cases of compute-limited workload in Configuration 3, Nexus varied the performance, resulting in changes that ranged from a decrease of 5% to an increase of 31%.

#### **Combined Performance**

When considering both small compute-limited and big memory-limited workloads in Configuration 3, we observe a significant performance improvement ranging from +2% to +88% across various cases. This improvement is attributed to the ArcHPC Nexus' capacity to enhance performance and optimize operations for better productive use of GPU resources. Nexus demonstrates the potential for different types of workloads to run on the same GPU, thereby reducing the overall need for hardware by enhancing performance through complete resource utilization.

Reflecting on the outcomes for both the Job-Small and Job-Big, our recommendation is to interleave compute-limited and memory-limited jobs, utilizing up to 62MB of L2 Cache on an NVIDIA A100 GPU, which typically offers 40MB of L2 Cache. This approach can lead to a performance boost of up to 54% while achieving 100% utilization of the GPU. It is important to note that performance sharply declines when exceeding three times the L2 Cache capacity available in the system. Although system specifications and the capabilities of compute chips may vary, it is evident that ArcHPC Nexus facilitates the consolidation of infrastructure by maximizing performance and ensuring complete utilization of GPU resources.

## CPU Specifications

CPU op-mode(s)	32-bit, 64-bit	BogoMIPS	4600.00	
Byte order	Little Endian	Virtualization	VT-x	
Address sizes	46 bits physical, 57 bits virtual	L1d cache	1.9 Mi B	
CPU(s)	80	L1i cache	1.3 Mi B	
On-lin CPU(s) list	0-79	L2 cache	50 Mi B	
Thread(s) per core	2	L3 cache	60 Mi B	
Core(s) per socket	20	NUMA node0 CPU(s)	0-19,40-59	
Sockets(s)	2	NUMA node 1 CPU(s)	20-39,60-79	
NUMA node(s)	2	Vulnerability Itlb multihit	Not affected	
Vendor ID	GenuineIntel	VulnerabilityL1tf	Not affected	
CPU family	6	Vulnerability Mds	Not affected	
Model	106	Vulnerability Meltdown	Not affected	
Model name	Intel(R) Xeon(R) Gold 5320T CPU @	Vulnerability Mmio stale data	Mitigation; Clear CPU buffers; SMT vulnerable	
	2.30GHz	Vulnerability Retbleet	Not affected	
Stepping	6	Vulnerability Spec store bypass	Mitigation; Speculative Store Bypass disabled via prctl and seccomp	
Frequence boost	enabled	Vulnerability Spectre v1	Mitigation; usercopy/swapgs barriers and_user pointer sanitization	
CPU MHz	800.209		Mitigation; enhanced IBRS, IBPB conditional, RSB filling, PBRSB-elBRS	
CPU max MHz	3500	Vulnerability Spectre v2	SW sequence	
CPU min MHz	800	Vulnerability Srbds	Not affected	

Case Study 2



## **Case Study 2**

#### **Overview**

We increased the sample size repeating the test for Case Study 1, and made improvements to our software's management of the GPU to determine if results would improve or degrade.

#### Summary

- The results improved further with an increased sample size.
- Increasing throughput to a GPU triggers low-level optimization mechanisms such as memory coalescing, "hot" SMs, and optimal warp scheduling mitigating thread divergence.
- NVIDIA's CuBLAS library also presents opportunities for further scheduling of work. This can be observed in the FFMA (Fused Multiply-Add) warp stall. To understand this better, compare the latencies involved in moving data within the A100 architecture with the time required to complete an arithmetic operation.
- Significant HBM2 to L2 and SM occupancy waste occurs where ArcHPC Nexus is not present to optimize compute resources. The lack of optimization and compute resource waste is present throughout cases for "Idle Big" and "Idle Small" when compared to cases where ArcHPC Nexus was optimizing the completion of tasks "Compute Big" and "Compute Small" concurrently. This shows that HBM2 to L2 and SM occupancy cannot be used to determine compute requirement for tasks; granular pipeline metrics are more reliable key indicators of resource demands - see table for "Small Kernel" and "Large Kernel" in conjunction to warp stall table, Chart of SM Utilization for Matrices Experiment and performance results of tests.

### **To Discover**

- Can performance be increased further?
- Is this applicable across multiple GPUs?
- What is the implication if a GPU doesn't have as much work?
- What are the situations that cause an SM to power down?



### Job-Small & Big Results

Compute time is measured in milliseconds per iteration

Cases		Size (mb)			
Case 0	1024	1024	1024	864	10.75
Case 1	512	1024	1024	864	7.06
Case 2	256	1024	1024	864	5.21
Case 3	128	1024	1024	864	4.29
Case 4	64	1024	1024	864	3.83
Case 5	64	1024	1024	864	3.83
Case 6	64	1024	1024	864	3.83
Case 7	64	1024	1024	864	3.83
Case 8	64	1024	1024	864	3.83
Case 9	64	1024	1024	864	3.83

Cases		Job-Big					
Case 0	1024	1024	1024	864	10.75		
Case 1	2048	1024	1024	864	18.12		
Case 2	4096	1024	1024	864	32.87		
Case 3	8192	1024	1024	864	62.37		
Case 4	16364	1024	1024	864	121.23		
Case 5	32728	1024	1024	864	239		
Case 6	65456	1024	1024	864	475		
Case 7	130912	1024	1024	864	946		
Case 8	261824	1024	1024	864	1889		
Case 9	523648	1024	1024	864	3775		

### Job-Small & Big Summary

Compute time is measured in milliseconds per iteration

	Job-Small Summary							
Cases	Idle	Compute	Performance % (+/-)	L2 Cache	L2 Cache Utilization			
Case 0	0.1422	0.1136	150.3521127%	10.75	27%			
Case 1	0.0888	0.0655	171.1450382%	7.06	18%			
Case 2	0.0571	0.048	137.9166667%	5.21	13%			
Case 3	0.0474	0.0335	182.9850746%	4.29	11%			
Case 4	0.0347	0.0226	207.0796460%	3.83	10%			
Case 5	0.0346	0.0225	207.5555556%	3.83	10%			
Case 6	0.0349	0.0227	207.4889868%	3.83	10%			
Case 7	0.0348	0.0227	206.6079295%	3.83	10%			
Case 8	0.0348	0.0227	206.6079295%	3.83	10%			
Case 9	0.0348	0.0227	206.6079295%	3.83	10%			
			Job-Big Summary					
Cases	Idle	Compute	Performance % (+/-)	L2 Cache	L2 Cache Utilization			

			Job-Big Summary		
Cases	Idle	Compute	Performance % (+/-)	L2 Cache	L2 Cache Utilization
Case 0	0.1532	0.1138	169.2442882%	10.75	27%
Case 1	0.2664	0.212	151.3207547%	18.12	45%
Case 2	0.4731	0.4078	132.0255027%	32.87	82%
Case 3	0.8538	0.8069	111.6247366%	62.37	156%
Case 4	1.6677	2.0455	64.0603764%	121.23	303%
Case 5	3.2037	4.403	45.5235067%	239	598%
Case 6	6.3065	8.8414	42.6584025%	475	1187%
Case 7	12.4931	17.6131	41.8614554%	946	2366%
Case 8	24.9244	35.4783	40.5050411%	1889	4723%
Case 9	49.6432	71.0849	39.6729826%	3775	9437%

### **Job-Big & Small** Performance VS L2 Cache

## Job Small/Compute Limited Performance vs L2 Cache (Case 0 to Case 9) 5.21 3.83 10.75 3.83 3.83 Job Big/Memory Limited Performance vs L2 Cache (Case 0 to Case 9) 10.75 32.87 121.23 475.00 1889.00





### Chart of SM Utilization for Matrices Experiment - Case by Case

		Job-small Summary		
	Idle Big/Jb pass (Memory Limited)	Idle Small/Js pass (Compute Limited)	Compute Big/Jb time when shared (Memory Limited)	Compute Small/Js time when shared (Compute Limited)
	SM Utils	SM Utils	SM Utils	SM Utils
0	82%	82%	54%	44%
Case 0	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth
	8%	8%	2%	1%
	SM Utils	SM Utils	SM Utils	SM Utils
01	89%	73%	58%	40%
Case 1	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth
	8%	7%	2%	2%
	SM Utils	SM Utils	SM Utils	SM Utils
0	93%	70%	71%	27%
Case 2	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth
	13%	7%	6%	2%
	SM Utils	SM Utils	SM Utils	SM Utils
0	96%	60%	82%	16%
Case 3	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth
	46%	6%	29%	6%
	SM Utils	SM Utils	SM Utils	SM Utils
	97%	50%	90%	8%
Case 4	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth
	85%	6%	60%	5%
	SM Utils	SM Utils	SM Utils	SM Utils
0 5	98%	48%	76%	22%
Case 5	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth	HBM2 to L2 Bandwidth
	15%	6%	12%	3%

### Job-Big & Small Performance VS L2 Cache

### Warp Stall Deadtimes **Between Thread Execution** and Cycles Elapsed During Memory Access Operations

				% Wa	rp Stall(Not Issued)	Memory Type	CPI (cycles)	
Source		ampere_sgemm_64x32_sliced1x4_nn	splitKreduce_kernel					
ISETP.NE.AND	95	504			81% to 100%	Global memory	290	
CTC	0.238%	21.799%			C10/ 1- 000/	L2 cache	200	
STS	6829 17.082%	602 26.038%			61% to 80%	L1 cache	33	
FFMA	28948	660			41% to 60%	Shared Memory (ld/st)	(23/19)	
	72.412%	28.547%	18.349%		41/0 00/0	Shared Memory (la/st)	(25/17)	
MOV	150	125			21% to 40%			
	0.375%	5.407%	22.936%					
STG.E.EF.STRONG.GPU	2	76			0% to 20%			
100	0.005%	3.287%	0.000%					
LDS	2564	68 2.941%	-			Small Kernel vs Large Ker	rnel	
BRA	6.414%	2.941%						
	0.280%	1.730%		Case #	9	Small Kernel	Large Kernel	
IADD3	138	73				400.00		
	0.345%	3.157%		0	ampere	e_sgemm_128x32_nn	ampere_sgemm_128x32_nn	
N/A	100	54		1	01001001	a a a a m 128,22 m	ompore ocomm 100v22 m	
	0.250%	2.336%		1	ampere	e_sgemm_128x32_nn	ampere_sgemm_128x32_nn	
LEA	121	29		2	ampere soe	emm_64x32_sliced1x4_nn	ampere_sgemm_128x32_nn	
IMAD.WIDE	0.303%	1.254%		2	ampere_sge			
INIAD.WIDE	1.006%	0.649%	0.917%	3	ampere_sge	emm_64x32_sliced1x4_nn	ampere_sgemm_128x32_nn	
FADD	0	9	231	•	-			
	0.000%	0.389%	42.385%		ampere_sge	emm_64x32_sliced1x4_nn	ampere_sgemm_128x32_nn	
MEMBAR.GPU	2	4	0	4		+		
	0.005%	0.173%	0.000%	-				
FMUL	6	3	0		spl	litKreduce_kernel		
LDG	0.015%	0.130%	0.000%		ampere_sge	emm_64x32_sliced1x4_nn		
100	0.670%	0.000%	1.284%	-			100,00	
LOP3	171	27		5		+	ampere_sgemm_128x32_nn	
	0.428%	1.168%			spl	litKreduce_kernel		
P2R	14	6	0		ampere co	emm_64x32_sliced1x4_nn		
	0.035%	0.260%	0.000%		ampere_syc			
PLOP3	4	2	0	6		+	ampere_sgemm_128x32_nn	
SHF.R.U32	0.010%	0.087%	0.000%		sn	litKreduce_kernel		
5111.11.052	0.025%	0.216%	0.000%					
BAR.SYNC.DEFER_BLOCKING	31	2	0		ampere_sge	emm_64x32_sliced1x4_nn		
	0.078%	0.087%	0.000%	7		+	ampere_sgemm_128x32_nn	
BMSK	5	0	0					
	0.013%	0.000%	0.000%		spl	litKreduce_kernel		
SHF.L	0.003%	2	0		ampere_sge	emm_64x32_sliced1x4_nn		
ULDC	0.003%	0.087%	0.000%	0				
0.00	0.000%	0.000%	0.550%	8		+	ampere_sgemm_128x32_nn	
HFMA2.MMA	0	0	1		spl	litKreduce_kernel		
	0.000%	0.000%	0.183%		amnere so	emm_64x32_sliced1x4_nn		
					anipere_syc			
				9		+	ampere_sgemm_128x32_nn	
Total %	99.990%	99.740%			spl	litKreduce_kernel		
Total WSSNI	39977	2312	545		-h-			

### TABLE V Instructions clock cycles for the (Amepere A100) GPU

	SASS	cycles	PTX	SASS	cycles
	Add / sub instruction			Min/Max instructions	
add.u16	UIADD3	2	Min.u16	ULOP3.LUT+UISETP.LT.U32.AND+USEL	8
addc.u32	IADD3.X	2	min.u32	IMNMX.U32	2
add.u32	IADD	2	min.u64	UISETPLT.U32.AND+2*USEL	8
add.u64	UIADD3.x+ UIADD3	4	min.s16	PRMT+IMNMX	4
add.s64	UIADD3.x+UIADD3	4	min.s32	IMNMX	2
add.f16	HADD	2	Min.s64	UISETP.LT.U32.AND+UISETP.LT.AND.EX+2*USEL	8
add.f32	FADD	2	min.fl6	HMNMX2+PRMT	4
add.f64	DADD	4	min.f32	FMNMX	2
auu.104	Mul instruction	4		DSETP.MIN.AND+IMAD.MOV.U32+UMOV+FSEL	10
1 12 17		-	min.f364		10
mul.wide.u16	LOP3.LUT+IMAD	4		Neg instruction	
mul.wide.u32	IMAD	4	neg.s16	UIADD3+UPRMT	5
mul.lo.u16	LOP3.LUT+IMAD	4	neg.s32	IADD3	2
mul.lo.u32	IMAD	2	neg.s64	IMAD.MOV.U32+HFMA2.MMA+MOV+UIADD3	10
mul.lo.u64	IMAD	2	neg.f32	FADD or IMAD.MOV.U32 *	2
mul24.lo.u32	PRMT + IMAD	3	neg.f64	DADD+(UMOV)	4
mul24.hi.u32	UPRMT+USHF.R.U32.HI+IMAD.U32+PRMT	9		FMA instruction	
mul.rn.f16	HMUL2	2	fma.rn.f16	HFMA2	2
mul.rn.f32	FMUL	2	fma.rn.f32	FFMA	2
	0/ 7/ 2010				
mul.rn.f64	DMUL	4	fma.rn.f64	DFMA	4
	MAD Instruction			Sqrt Instruction	
mad.lo.u16	LOP3.LUT+IMAD	4	sqrt.m.f32	[multiple instrs including MUFU.RSQ]	190-23
mad.lo.u32	FFMA	2	sqrt.approx.f32	[multiple instrs including MUFU.SQRT]	2-18
mad.lo.u64	IMAD	2	sqrt.m.f64	[multiple insts including MUFU.RSQ64]	260-34
mad24.lo.u32	SGXT.U32 + IMAD	4		Rsqrt Instruction	0000000000
mad24.hi.u32	USHF.R.U32.HI+UIMAD.WIDE.U32+2*UPRMT+IADD3	11	rsqrt.approx.f32	[multiple insts including MUFU.RSQ]	2-18
mad.rn.f32	FFMA	2	rsqrt.approx.f64	MUFU.RSQ64H	8-11
			rsqrc.approx.to4		0-11
mad.m.f64	DFMA	4		Rep Instruction	
	Sad Instruction		rcp.m.f32	[multiple insts including MUFU.RCP]	198
sad.u16/s16	(2*LOP3) +ULOP3+ VABSDIFF	6	rcp.approx.f32	[multiple insts including MUFU.RCP]	23
sad.u32/s32	VABSDIFF +IMAD (1 IMAD + 1 Umov for 3 instrs)	3	rcp.m.f64	[multiple insts including MUFU.RCP64H]	244
sad.u64/s64	UISETP.GE.U32.AND+UIADD+IADD	10	ex2.approx.f32	FSTEP + FMUL + MUFU.EX2 + FMUL	14
cuuruo noo r	Div / Rem Instruction			Pop Instruction	
		200		POPC	6
rem/div.u16/s16	multiple instructions	290	pope.b32S		6
rem/div.s32/u32	multiple instructions	66	popc.b64	2*UPOPC + UIADD3	7
rem/div.u64/s64	multiple instructions	420		Clz Instruction	
div.m.f32	multiple instructions	525	clz.b32	FLO.U32 + IADD	7
div.m.f64	multiple instructions	426	clz.b64	UISETP.NE.U32.AND+USEL+UFLO.U32+2*UIADD3	13
	Abs Instruction			Bfind Instruction	
abs.s16	PRMT+IABS+PRMT	4	bfind.u32	FLO.U32	6
abs.s32	IABS	2	bfind.u64	FLO.U32+ISETP.NE.U32.AND+IADD3+BRA	164
	The strength of the strength o				
abs.s64	UISETP.LT.AND+UIADD3.X +UIADD3+2*USEL	11	bfind.s32	FLO	6
abs.f16	PRMT	1	bfind.s64	multiple instructions	195
abs.ftz.f32	FADD.FTZ	2		testp Instruction	
	DADD or (DADD+UMOV)	4	4		
abs.f64		4	testp.normal.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND	0 or -
abs.f64		4		IMAD.MOV.U32+2*ISETP.GE.U32.AND	1
	Brev Instruction		testp.subnor.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND	0 or 0
brev.b32	Brev Instruction BREV + SGXT.U32	2	testp.subnor.f32 testp.normal.f64	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND	0 or 13
	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV		testp.subnor.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX	0 or -
brev.b32 brev.b64	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction	2 6	testp.subnor.f32 testp.normal.f64 testp.subnor.f64	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction	0 or 0 13 8
brev.b32 brev.b64 copysign.f32	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT	2 6 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN	0 or 0 13 8
brev.b32 brev.b64	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV	2 6	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS	0 or 1 13 8 8 8
brev.b32 brev.b64 copysign.f32	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT	2 6 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN	0 or 13 13 8
brev.b32 brev.b64 copysign.f32	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV	2 6 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS	0 or 1 13 8 8 8
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT	2 6 4 6 2	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2	0 or 1 13 8 8 8 8 18 18
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT LOP3.LUT	2 6 4 6 2 2	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16	0 or 13 8 8 8 8 8 8 18 18 6
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT LOP3.LUT	2 6 4 6 2	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH	0 or 13 8 8 8 18 18 6 6 6
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT LOP3.LUT Not Instruction	2 6 4 6 2 2 2-3	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH.F16	0 or 13 8 8 8 8 8 8 18 18 6 6 6 6
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT LOP3.LUT Not Instruction LOP3.LUT Not Instruction	2 6 4 6 2 2 2-3 2-3	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync;	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH.F16 NOP	0 or 4 13 8 8 8 18 18 6 6 6 6 change
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b16	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT LOP3.LUT Not Instruction LOP3.LUT Not Instruction LOP3.LUT LOP3.LUT	2 6 4 6 2 2 2-3 2-3	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH.F16 NOP multiple instructions	0 or 0 133 8 8 18 18 6 6 6 6 6 chang 79
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT LOP3.LUT Not Instruction LOP3.LUT Not Instruction	2 6 4 6 2 2 2-3 2-3	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync;	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH.F16 NOP	0 or 13 8 8 8 18 18 6 6 6 6 6 chang
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b16	Brev Instruction BREV + SGXT.U32 2*UBREV+MOV copysign Instruction 2*LOP3.LUT or 1.5*LOP3.LUT 2*ULOP3.LUT+IMAD.U32+*MOV and/or/xor Instruction LOP3.LUT or 1.5*LOP3.LUT LOP3.LUT Not Instruction LOP3.LUT Not Instruction LOP3.LUT LOP3.LUT	2 6 4 6 2 2 2-3 2-3	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH.F16 NOP multiple instructions	0 or 0 133 8 8 18 18 6 6 6 6 6 chang 79
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b12 not.b64	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         VLOP3.LUT         LOP3.LUT         IOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT	2 6 4 6 2 2 2-3 2-3	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F21.TRUNC.NTZ ISETP.NE.AND	0 or 133 8 8 8 18 18 6 6 6 6 6 6 6 6 6 79 6
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b16	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         ULOP3.LUT         ULOP3.LUT         Objocol         and/or/xor Instruction         LOP3.LUT         LOP3.LUT         IOP3.LUT	2 6 4 6 2 2-3 2-3 2 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 evt.rzi.s32.f32	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F21.TRUNC.NTZ ISETP.NE.AND CS2R.32	0 or 13 8 8 8 18 18 6 6 6 6 6 6 6 6 6 6 6 79 6 10
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b32 not.b64 lop3.b32	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         ULOP3.LUT         LOP3.LUT         ULOP3.LUT         IOP3.LUT         IOP3.LUT         LOP3.LUT         IOP3.LUT         IOP3.LUT         IOP3.LUT         IOP3.LUT         IOP3.LUT         IOP3.LUT         Cop3.LUT         IOP3.LUT         Cop3.LUT         LOP3.LUT         LOP3.LUT </td <td>2 6 2 2 2-3 2-3 2 4</td> <td>testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock</td> <td>IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2I.TRUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction</td> <td>0 or 13 8 8 8 18 18 6 6 6 6 6 6 6 6 6 6 6 79 6 10 2</td>	2 6 2 2 2-3 2-3 2 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2I.TRUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction	0 or 13 8 8 8 18 18 6 6 6 6 6 6 6 6 6 6 6 79 6 10 2
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b32 not.b64 lop3.b32 cnot.b16	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         ULOP3.LUT         LOP3.LUT         IOP3.LUT         IOP3.LUT         IOP3.LUT         LOP3.LUT         LOP3.LUT         IOP3.LUT         LOP3.LUT         UOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         UOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT	2 6 2 2 2-3 2-3 2 4 4 5	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2LTRUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction 3*PRMT+2*IMAD.MOV+SHFL.U32+BMSK+LOP3.LUT	0 or 1 13 8 8 8 18 18 6 6 6 6 6 6 6 6 6 79 6 10 2 11
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b32 not.b64 lop3.b32 cnot.b16 cnot.b16	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         IOP3.LUT         IOP3.LUT         LOP3.LUT         LOP3.LUT         IOP3.LUT         LOP3.LUT         IOP3.LUT         UOP3.LUT         LOP3.LUT         LOP3.LUT         UOP3.LUT         LOP3.LUT         UOP3.LUT         UOP3.LUT         UOP3.LUT         UOP3.LUT         UIOP3.LUT         UIOP3.LUT         UIOP3.LUT+ISETPEQ.U32.AND+SEL         UISETPEQ.U32.AND+USEL	2 6 2 2 2-3 2-3 2 4 4 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.G2+FADD FSETP.GEU.AND+FMUL.+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2LTRUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction 3*PRMT+2*IMAD.MOV+SHF.L.U32+BMSK+LOP3.LUT UMOV+USHF.L.U32+(UIADD3+ULOP3.LUT)*	0 or 1 13 8 8 18 18 6 6 6 6 6 6 6 6 6 6 79 6 10 2
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b32 not.b64 lop3.b32 cnot.b16	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         ULOP3.LUT         LOP3.LUT         IOP3.LUT         IOP3.LUT         IOP3.LUT         LOP3.LUT         LOP3.LUT         IOP3.LUT         LOP3.LUT         UOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         UOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT	2 6 2 2 2-3 2-3 2 4 4 5	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.LG2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2LTRUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction 3*PRMT+2*IMAD.MOV+SHFL.U32+BMSK+LOP3.LUT	0 or of 133 8 8 8 18 18 6 6 6 6 6 6 6 6 6 6 79 6 10 2 11
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b32 not.b64 lop3.b32 cnot.b16 cnot.b16	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         LOP3.LUT         IOP3.LUT         IOP3.LUT         LOP3.LUT         LOP3.LUT         IOP3.LUT         LOP3.LUT         IOP3.LUT         UOP3.LUT         LOP3.LUT         LOP3.LUT         UOP3.LUT         LOP3.LUT         UOP3.LUT         UOP3.LUT         UOP3.LUT         UOP3.LUT         UIOP3.LUT         UIOP3.LUT         UIOP3.LUT+ISETPEQ.U32.AND+SEL         UISETPEQ.U32.AND+USEL	2 6 2 2 2-3 2-3 2 4 4 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f32 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.G2+FADD FSETP.GEU.AND+FMUL.+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2LTRUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction 3*PRMT+2*IMAD.MOV+SHF.L.U32+BMSK+LOP3.LUT UMOV+USHF.L.U32+(UIADD3+ULOP3.LUT)*	0 or 1 13 8 8 8 18 18 6 6 6 6 6 6 6 6 6 6 6 10 2 11 5
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b32 not.b64 lop3.b32 cnot.b16 cnot.b32 cnot.b16	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT or 1.5*LOP3.LUT         ULOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         LOP3.LUT         ULOP3.LUT         1007.LUT         1093.LUT         1094.LUT         1095.LUT         1095.LUT         1095.LUT	2 6 2 2 2-3 2-3 2 4 4 4 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock bfi.b32 bfi.b64	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.G2+FADD FSETP.GEU.AND+2*FMUL+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2LT.RUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction 3*PRMT+2*IMAD.MOV+SHF.L.U32+BMSK+LOP3.LUT UMOV+USHF.L.U32+(UIADD3+ULOP3.LUT)* dp4a.u32/s32 Instruction	0 or 1 13 8 8 8 18 18 6 6 6 6 6 6 6 6 6 79 6 10 2 11
brev.b32 brev.b64 copysign.f32 copysign.f64 and.b16 and.b32 and.b64 not.b16 not.b32 not.b64 lop3.b32 cnot.b16 cnot.b16	Brev Instruction         BREV + SGXT.U32         2*UBREV+MOV         copysign Instruction         2*LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT+IMAD.U32+*MOV         and/or/xor Instruction         LOP3.LUT or 1.5*LOP3.LUT         2*ULOP3.LUT or 1.5*LOP3.LUT         ULOP3.LUT or 1.5*LOP3.LUT         LOP3.LUT         ULOP3.LUT         VLOP3.LUT         LOP3.LUT         Not Instruction         LOP3.LUT         LOP3.LUT         IOP3.LUT         LOP3.LUT         ULOP3.LUT         LOP3.LUT         UOP3.LUT         UIOP3.LUT         UIOP3.LUT+ISETREQ.U32.AND+SEL         UISETPEQ.U32.AND+USEL         multiple instructions	2 6 2 2 2-3 2-3 2 4 4 4	testp.subnor.f32 testp.normal.f64 testp.subnor.f64 sin.approx.f32 cos.approx.f32 lg2.approx.f32 ex2.approx.f32 ex2.approx.f16 tanh.approx.f16 bar.warp.sync; fns.b32 cvt.rzi.s32.f32 setp.ne.s32 mov.u32 clock bfi.b32 bfi.b64	IMAD.MOV.U32+2*ISETP.GE.U32.AND ISETP.LT.U32.AND 2*UISETP.LE.U32.AND+2*UISETP.GE.U32.AND UISETP.LT.U32.AND+2*UISETP.GE.U32.AND.EX Other Instruction FMUL + MUFU.SIN FMUL.RZ+MUFU.COS FSETP.GEU.AND+FMUL.+MUFU.G2+FADD FSETP.GEU.AND+FMUL.+MUFU.EX2 MUFU.EX2.F16 MUFU.TANH MUFU.TANH MUFU.TANH MUFU.TANH.F16 NOP multiple instructions F2L.TRUNC.NTZ ISETP.NE.AND CS2R.32 Bfi Instruction 3*PRMT+2*IMAD.MOV+SHF.L.U32+BMSK+LOP3.LUT UMOV+USHF.L.U32+(UIADD3+ULOP3.LUT)* dp4a.u32/s32 Instruction	0 or 1 13 8 8 8 18 18 6 6 6 6 6 6 6 6 6 6 6 10 2 11 5

### Instructions Clock Cycles for the (Ampere A100) GPU

## Case Study 3



## **Case Study 3**

### **Overview**

We ran multiple tests to determine if the performance increase found in Case Study 1 is capable across multiple GPUs; this will determine if this solution applies to tasks that require multiple GPUs. We also tested the implications of insufficient "work" for a GPU.

### **Summary**


- ArcHPC Nexus can increase performance across multiple GPUs.
- Some tasks are memory-bound and others are compute-bound which affects their completion time.
- Being compute-bound and memory-bound is relative.
- Having less work for a GPU negatively impacts its performance in completing an arithmetic operation.
- Fine-tuning task environment and or inflight kernel modification is crucial to keeping performance in the compute "Goldilocks Zone"; this is where performance is greater than 100% for fractionalized accelerated hardware, GPUs.
- Working through various task deployment topologies mimicking transitionary superpositioning of tasks as they are completed, stopped, and started in a real-world environment shows performance remains in the compute "Goldilocks Zone". ArcHPC Nexus performance and utilization benefits remain consistent.

### **To Discover**

- Can performance be increased even further?
- How does this translate to a real-world application?



#### Same jobs are running simultaneously in both scenarios



	1) Compute shared double - Oms - Baremetal (CUDA Containers)			2c) Comput	te shared do - ARC HPC	ouble - Oms		1) Memory shared double - 0ms - 2c) Memory shared dou Baremetal (CUDA Containers) - ARC HPC			uble - Oms	
	Task/workload, Time to comple measured in se N = 1024 Run through ci problems – NV VM (1) fill half 20GB on each ( VM (2) fill half 20GB on each ( job starts (0ms	ete task(s) 'n' it conds IDIA BLAS prob of each GPU {# GPU} of each GPU {# GPU} - Stagger	f SGEMM olems 1 and #2 - 1 and #2 -	<ul> <li>Task/workload/job (2)</li> <li>Time to complete task(s) 'n' iterations measured in seconds</li> <li>N = 1024</li> <li>Run through circular buffer of SGEMM problems – NVIDIA BLAS problems</li> <li>VM (1) fill half of each GPU {#1 and #2 - 20GB on each GPU}</li> <li>VM (2) fill half of each GPU {#1 and #2 - 20GB on each GPU} - Staggered/delayed job starts (0ms)</li> </ul>			Task/workload/job (2) Time to complete task(s) 'n' iterations measured in seconds N = 1024 Run through circular buffer of SGEMM problems – NVIDIA BLAS problems VM (1) fill half of each GPU {#1 and #2 - 20GB on each GPU} VM (2) fill half of each GPU {#1 and #2 - 20GB on each GPU} - Staggered/delayed job starts (0ms)			- ARC HPC Task/workload/job (2) Time to complete task(s) 'n' iterations measured in seconds N = 1024 Run through circular buffer of SGEMM problems – NVIDIA BLAS problems VM (1) fill half of each GPU {#1 and #2 - 20GB on each GPU} VM (2) fill half of each GPU {#1 and #2 - 20GB on each GPU} - Staggered/delayed job starts (0ms)		
	Average	Min	Max	Average	Min	Max	Average	Min	Max	Average	Min	Max
Case 0	0.2657	0.2583	0.2679	0.0581	0.0579	0.0588	0.2656	0.2583	0.2689	0.0581	0.0579	0.0587
Case 1	0.2892	0.2742	0.295	0.0336	0.0334	0.0355	0.2928	0.2912	0.2965	0.1085	0.1083	0.1098
Case 2	0.3786	0.3399	0.3865	0.0248	0.0245	0.0279	0.3863	0.3854	0.3886	0.209	0.2088	0.2097
Case 3	0.5592	0.504	0.5824	0.0191	0.0184	0.0205	0.5824	0.5813	0.5844	0.4115	0.4112	0.4123
Case 4	0.9087	0.6543	0.9921	0.0122	0.0115	0.0145	0.9936	0.9918	0.9972	1.0507	1.0497	1.0516
				Avg Performa	ance Change	Time saved				Avg Performa	ance Change	Time saved
				45	7%	0.2076				457	7%	0.2075
			863	1%	0.2556				270	)%	0.1843	
				152	.7%	0.3538				185	5%	0.1773
				292	.8%	0.5401				142	2%	0.1709
				744		0.8965				95 on datacenter	,.	-0.0571

This test proves that ARC HPC better manages resources. ROI per case (operating margin factored in) is listed and reflects the performance increase on datacenter investments. ARC HPC cases (except Case 4 memory bound comparisons) substantially surpassed performance of Baremetal CUDA Containers. Comparing the results from "1) Memory shared double - Oms - Baremetal (CUDA Containers)", "2a) Memory Limited - Baremetal full GPU" and "2c) Memory Shared double - Oms ARC HPC" we can conclude that memory limitation has caused a performance degradation in Case 4.

### Case Study 3: 1

	Compute Matricies	Memory Matricies
Case 0	1024	1024
Case 1	512	2048
Case 2	256	4096
Case 3	128	8192
Case 4	64	16384

Two identical jobs are running simultaneously with job 2 using less resources




	2a) Compute limited - Baremetal 2b) C full GPU			2b) Compເ	ute shared s HPC	ingle - ARC	2a) Memo	2a) Memory Limited - Baremeta 중 2b) Memory shared single - A full GPU HPC			ngle - ARC	
	measured in s N = 1024 Run through c problems – N	lete task(s) 'n' i	f SGEMM blems	measured in seconds N = 1024 EMM Run through circular buffer of SGEMM s problems – NVIDIA BLAS problems			Task/workload/job (1) Time to complete task(s) 'n' iterations measured in seconds N = 1024 Run through circular buffer of SGEMM problems – NVIDIA BLAS problems Fill entire GPU - 1 x NVIDIA A100 40GB			Task/workload/job (2) Time to complete task(s) 'n' iterations measured in seconds N = 1024 Run through circular buffer of SGEMM problems – NVIDIA BLAS problems VM (1) fill half of each GPU {#1 and #2 - 20GB on each GPU} VM (2) fill half of each GPU {#1 - 20GB}		
	Average	Min	Max	Average	Min		Average	Min		Average	Min	Max
Case 0	0.1233					0.1187	0.1227	0.1212	0.1571	0.0983		
Case 1	0.074	0.072	0.0924	0.0644	0.0628	0.079	0.2234	0.2217	0.2583	0.1591	0.1558	0.1834
Case 2	0.0482	0.0465	0.0585	0.0441	0.0427	0.0537	0.4231	0.4218	0.4811	0.2699	0.269	0.2912
Case 3	0.0439	0.0422	0.0528	0.0419	0.0404	0.0518	0.8414	0.8347	0.8906	0.4831	0.4781	0.5143
Case 4	0.0308	0.0285	0.0381	0.0293	0.0275	0.0349	1.728	1.7127	1.7412	1.0026	0.9945	1.0203
				Avg Perform	ance Change	Time saved				Avg Perform	ance Change	Time saved
				12	6%	0.0253				12	5%	0.0244
				11	5%	0.0096				14	0%	0.0643
				10	9%	0.0041				15	7%	0.1532
				10	5%	0.002				17	4%	0.3583
				10	5%	0.0015				17	2%	0.7254


This test proves that ARC HPC will capture available resources that are idle with fewer available resouces that are idle/under utilized. ROI per case (operating margin factored in) is listed and reflects the performance increase on datacenter investments and accomplishing two tasks at the same time. "Compute shared single" decreasing in performance highlights that smaller jobs can benefit from seeing fewer compute resources meaning working with ARC HPC you could increase the density by limiting the size of the VM based on the size of the task.

### **Case Study 3**: **2b**


	<b>Compute Matricies</b>	Memory Matricies			
Case 0	1024	1024			
Case 1	512	2048			
Case 2	256	4096			
Case 3	128	8192			
Case 4	64	16384			







#### Two identical jobs, one utilizing a whole GPU, the other utilizing two half GPUs simultaneously



	2a) Compute limited - Baremetal full GPU			2a) Comp	ute limited -	ARC HPC	2a) Memory Limited - Baremetal full GPU			ARC HPC		
	Task/workload/job (1)Task/workload/job (1)Time to complete task(s) 'n' iterationsTime to complete task(s) 'n' iterationsmeasured in secondsTime to complete task(s) 'n' iterationsN = 1024N = 1024Run through circular buffer of SGEMMRun through circular buffer of SGEMMproblems – NVIDIA BLAS problemsproblems – NVIDIA BLAS problemsFill entire GPU - 1 x NVIDIA A100 40GBVM (1) fill half of each GPU {#120GB on each GPU}VM (2) N/A - not running not aNVIDIA A100 40 GB {#1 and #2allocation)			f SGEMM plems f1 and #2 - allocated - 1	Task/workload Time to compl measured in se N = 1024 Run through c problems – NV Fill entire GPU	ete task(s) 'n' it econds ircular buffer o /IDIA BLAS prob	f SGEMM blems 100 40GB	measured in s N = 1024 Run through c problems – N VM (1) fill half 20GB on each VM (2) N/A - n	ete task(s) 'n' it econds ircular buffer o /IDIA BLAS prot of each GPU {#	f SGEMM plems #1 and #2 - allocated - 1		
	Average	Min	Max	Average	Min	Max	Average	Min	Max	Average	Min	Max
Case 0	0.1233	0.1211	0.1469	0.0619	0.0608	0.0784	0.1227	0.1212	0.1571	0.0625	0.0609	0.0793
Case 1	0.074	0.072	0.0924	0.0374	0.0361	0.0465	0.2234	0.2217	0.2583	0.1123	0.1112	0.1402
Case 2	0.0482	0.0465	0.0585	0.0243	0.0236	0.0289	0.4231	0.4218	0.4811	0.2122	0.2115	0.2517
Case 3	0.0439	0.0422	0.0528	0.0227	0.0216	0.0277	0.8414	0.8347	0.8906	0.4204	0.4149	0.4636
Case 4	0.0308	0.0285	0.0381	0.0157	0.0148	0.0196	1.728	1.7127	1.7412	0.8631	0.8535	0.8916
				Avg Perform	ance Change	Time saved				Avg Perform	ance Change	Time saved
			19	9%	0.0614				19	6%	0.0602	
			198	8%	0.0366				19	9%	0.1111	
			198	8%	0.0239				19	9%	0.2109	
				193	3%	0.0212				20	0%	0.421
				19	6%	0.0151				20	0%	0.8649

This test proves that ARC HPC will capture available resources that are idle. ROI per case (operating margin factored in) is listed and reflects the performance increase on datacenter investments. Since all cases and test surpass full pass through Meta could halve infrastructure seeing a significant savings on their bottom line. Compute limited workload is decreasing in performance because workloads that are smaller benefit from having access to fewer resources with ARC HPC can mitigate.


### **Case Study 3:** 2a

	Compute Matricies	Memory Matricies		
Case 0	1024	1024		
Case 1	512	2048		
Case 2	256	4096		
Case 3	128	8192		
Case 4	64	16384		

#### Arc **HPC**




#### Two identical jobs are running simultaneously



ROI per case (operating margin factored in) is listed and reflects the performance increase on datacenter investments and accomplishing two tasks at the same time with 0 delays between both tasks starting on the GPU and between iterations. By minimizing task delays ARC HPC kept the SMs "hot" 2c) Compute Shares 0ms was able to push through the inherit over provisioning SM core assignment degradation. The merits of remaining "hot" (simulating production enviornments) increased performance to the highest amount for compute across all tests; also seen in memory bound and degrading as we reach limits of hardware memory saturation and pipeline.

### Case Study 3: 2c-1


	Compute Matricies	Memory Matricies
Case 0	1024	1024
Case 1	512	2048
Case 2	256	4096
Case 3	128	8192
Case 4	64	16384



	olaggerea/acia						
/lemo	ry Limited - full GPU	Baremetal	2c) Memory shared double - Oms - ARC HPC				
orkload/job (1) complete task(s) 'n' iterations red in seconds r4 ough circular buffer of SGEMM ns – NVIDIA BLAS problems re GPU - 1 x NVIDIA A100 40GB			Task/workload/job (2) Time to complete task(s) 'n' iterations measured in seconds N = 1024 Run through circular buffer of SGEMM problems – NVIDIA BLAS problems VM (1) fill half of each GPU {#1 and #2 - 20GB on each GPU} VM (2) fill half of each GPU {#1 and #2 - 20GB on each GPU} - Staggered/delayed job starts (0ms)				
ige	Min	Max	Average	Min	Max		
1227	0.1212	0.1571	0.0581	0.0579	0.0587		
2234	0.2217	0.2583	0.1085	0.1083	0.1098		
4231	0.4218	0.4811	0.209	0.2088	0.2097		
8414	0.8347	0.8906	0.4115	0.4112	0.4123		
.728	1.7127	1.7412	1.0507	1.0497	1.0516		
			Avg Perform	ance Change	Time saved		
			21	1%	0.0646		
			20	6%	0.1149		
			202% 0.2142				
			204% 0.4299				
			16	4%	0.6773		




#### Two identical jobs are running simultaneously



ROI per case (operating margin factored in) is listed and reflects the performance increase on datacenter investments and accomplishing two tasks at the same time with 1ms delays between start time of every iteration of task 2 on the GPU. We believe the dergradation of 2c) Compute shared double - 1ms - ARC HPC versus 2c) Compute shared double - 0ms - ARC HPC is a result of a loss in "hot" SM core optimization and a bad cycle time and Cache Coherence or L2 Cache efficiency overriding GPU Memory scheduling. The theory behind bad cycle time is due to 2c) Compute shared double - 5ms - ARC HPC completing faster than 2c) Compute shared double - 1ms.


### Case Study 3: 2c-2

	<b>Compute Matricies</b>	Memory Matricies		
Case 0	1024	1024		
Case 1	512	2048		
Case 2	256	4096		
Case 3	128	8192		
Case 4	64	16384		



Nemo	ry Limited - full GPU	Baremetal	2c) Memory shared double - 1ms - ARC HPC			
orkload/job (1) o complete task(s) 'n' iterations red in seconds 24 rough circular buffer of SGEMM ms – NVIDIA BLAS problems ire GPU - 1 x NVIDIA A100 40GB			Task/workload/job (2) Time to complete task(s) 'n' iterations measured in seconds N = 1024 Run through circular buffer of SGEMM problems – NVIDIA BLAS problems VM (1) fill half of each GPU {#1 and #2 - 20GB on each GPU} VM (2) fill half of each GPU {#1 and #2 - 20GB on each GPU} - Staggered/delayed job starts (1ms)			
age	Min	Max	Average	Min	Max	
1227	0.1212	0.1571	0.0629	0.0606	0.0845	
2234	0.2217	0.2583	0.1125	0.1108	0.1447	
4231	0.4218	0.4811	0.2113	0.2106	0.2359	
8414	0.8347	0.8906	0.4125	0.4117	0.4472	
728	1.7127	1.7412	1.0524	1.0486	1.1034	
			Avg Perform	ance Change	Time saved	
			19	0.0598		
			19	0.1109		
			20	0.2118		
			204%		0.4289	
			16	4%	0.6756	

#### Two identical jobs are running simultaneously



ROI per case (operating margin factored in) is listed and reflects the performance increase on datacenter investments and accomplishing two tasks at the same time with 5ms delays between start time of every iteration of task 2 on the GPU.

### Case Study 3: 2c-3

	Compute Matricies	Memory Matricies
Case 0	1024	1024
Case 1	512	2048
Case 2	256	4096
Case 3	128	8192
Case 4	64	16384

	With <b>ArcHPC</b> 2c) Memory-bound job 2
to ho	Image: Measured Sector       Image: Measured Sector <t< th=""></t<>
	2c) Compute-bound job 1
	Staggered/delayed job start (5 ms)

Лето	ry Limited - full GPU	Baremetal	2c) Memory shared double - 5ms - ARC HPC			
	l/job (1)		Task/workload			
	ete task(s) 'n' i	terations		ete task(s) 'n' i	terations	
red in so 24	econas		measured in seconds N = 1024			
	ircular buffer o	f SGEMM	N = 1024 Run through circular buffer of SGEMM			
-	/IDIA BLAS prob		problems – NVIDIA BLAS problems			
re GPU	- 1 x NVIDIA A	100 40GB	VM (1) fill half of each GPU {#1 and #2 -			
			20GB on each GPU}			
				of each GPU {# GPU} - Stagger		
			job starts (5ms		eu/uelayeu	
				- /		
age	Min	Max	Average	Min	Max	
1227	0.1212	0.1571	0.0618	0.0607	0.0783	
2234	0.2217	0.2583	0.1121	0.1111	0.1503	
4231	0.4218	0.4811	0.2119	0.2111	0.2475	
8414	0.8347	0.8906	0.4179	0.4119	0.4457	
728	1.7127	1.7412	0.9126	0.8504	0.9526	
			Avg Perform	ance Change	Time saved	
			19	9%	0.0609	
			19	0.1113		
200%			0%	0.2112		
			201%		0.4235	
				9%	0.8154	
two outo	and accomplia	hing two tacks	at the same the	a a suith Ena a da	lava hatuvaan	

### **Case Study 4**

#### **Discovery**


Arc Compute engaged in discussions with the director of AI/HPC infrastructure of a leading AI/ML company, focusing on the challenges of improving utilization within their HPC environment. Low GPU utilization was a primary issue within the company's AI infrastructure, and proper job scheduling utilizing SLURM wasn't a sufficient fix. Having failed to resolve this problem up to this point, Arc Compute piqued the director's interest with a software solution that could drastically improve VRAM allotment and SM utilization.


### Proposal

To counter these challenges, Arc Compute proposed the implementation of ArcHPC Nexus, a tailored solution aimed at boosting GPU performance. Nexus enhances thread execution per clock cycle, optimizes task compute environments, and increases user/task density. Nexus uniquely facilitates the concurrent running of two tasks, thereby enabling additional arithmetic operations during memory access operations of other tasks. This method of task execution not only optimizes GPU throughput but also ensures tasks are processed together, diverging from the company's existing architecture of isolated compute environments. This leads to quicker task completion times while simultaneously reducing the need for extensive infrastructure.

#### Impact

The proposition was met with enthusiasm from the AI/ML company, as Arc Compute demonstrated how ArcHPC Nexus could significantly accelerate LLM training and inference times. Furthermore, this solution offers improvements in performance per watt, contributing to a considerable decrease in both the carbon footprint and overall energy usage from a supply, operational, and scaling perspectives. Impressively, these advantages are obtainable without necessitating any optimizations of the company's code for Nexus.







Completion time 424

Completion time 394

Completion time 303 / Time saved 121





Completion time 183 / Time saved 241

Completion time 128 / Time saved 266


Completion time 241 / Time saved 153

### **Results**

- Increase GPU performance 1.4x to 3x
- Increased user/task density by 100%; reduced infrastructure need by 50%
- Reduce energy expenditure between 13.679% to 38.832%
- Reduce compute time between 29% to 67.5%

### **Training of LLAMA Model**

https://github.com/OpenAccess-AI-Collective/axolotl No changes to code. Trained as is. Variation are solely configurations of hardware



Next Gen. - ArcHPC Nexus

### Training of LLAMA Model

### https://github.com/OpenAccess-Al-Collective/axolotl

No changes to code. Trained as is. Variation are solely configurations of hardware

1A1	1A2	2A1	2B2	1B1	1B2
No ArcHPC Nexus	No ArcHPC Nexus	ArcHPC Nexus	ArcHPC Nexus	ArcHPC Nexus	ArcHPC Nexus
BFLOAT16	FP16	BFLOAT16	FP16	BFLOAT16	FP16
Batch Size 16	Batch Size 32	Batch Size 16	Batch Size 32	Batch Size 16	Batch Size 32
2 GPUs	2 GPUs	4 GPUs	4 GPUs	4 GPUs	4 GPUs
A100 40gb SXM	A100 40gb SXM	A100 40gb SXM	A100 40gb SXM	A100 40gb SXM	A100 40gb SXM
Full Pass Through	Full Pass Through	Half per GPU (20gb each GPU) 4 X 20gb Same VRAM as 2 full GPUs	Half per GPU (20gb each GPU) 4 X 20gb Same VRAM as 2 full GPUs	Half per GPU (20gb each GPU) 4 X 20gb Same VRAM as 2 full GPUs	Half per GPU (20gb each GPU) 4 X 20gb Same VRAM as 2 full GPUs
Sole Task Running	Sole Task Running	2B2 Running on other half Two tasks running performing double the work as 1A1 code not optimized for ArcHPC	2B2 Running on other half Two tasks running performing double the work as 1A1 code not optimized for ArcHPC	Sole task running Code not optimized for ArcHPC Nexus	Sole task running Code not optimized for ArcHPC Nexus
Completion Time (Minutes)	Completion Time (Minutes)	Completion Time (Minutes)	Completion Time (Minutes)	Completion Time (Minutes)	Completion Time (Minutes)
424	394	303	241	183	128
N/A	N/A	Compared to 1A1	Compared to 1A2	Compared to 1A1	Compared to 1A2
		Time Saved	Time Saved	Time Saved	Time Saved
		121	153	241	266
		Performance	Performance	Performance	Performance
		140%	163%	232%	308%
		ROI per (\$) spent	ROI per (\$) spent	ROI per (\$) spent	ROI per (\$) spent
		2.798679868	3.269709544	2.316939891	3.078125
kWh Usage	kWh Usage	kWh Usage	kWh Usage	kWh Usage	kWh Usage
5.65	5.25	4.04	3.21	4.88	3.41
(\$) Savings Per kWh	(\$) Savings Per kWh	(\$) Savings per kWh	(\$) Savings per kWh	(\$) Savings per kWh	(\$) Savings per kWh
N/A	N/A	28.538%	38.832%	13.679%	35.025%

### Industry Problems





#### Industry Problem

- Scarcity of GPU resources
- Underutilized GPU investments
- Long compute times when working with large amounts of data
- Increasing energy demand to power compute environments
- Hardware limitations struggling to keep up with software demand
- Mix and match GPU products to meet the demand



#### Impact of **Problem**

- Slower product rollouts and software advancement
- Difficulty keeping pace with larger entities that command more GPU allotments from vendors
- Displeasure among employees who have work impacted due to limited computing resources
- Difficulty justifying additional HPC investments while current resources are under-utilized



#### **Summary of Root Problem**

- Even the most optimized code has latencies during memory access operations
- Missed opportunities to execute additional arithmetic operations during memory access operations impact GPUs negatively
- Current GPU management solutions cause slowdowns when revealing all compute resources to tasks running concurrently on the same hardware, and are limited to splitting tasks/users across single GPUs
- Current solutions that can split single GPUs for concurrent task execution across the entire resource are difficult to use and do not innately work with prominent job schedulers
- Current GPU management solutions cannot granularly administer compute resources perfectly to calibrate and tune the most optimal compute environment for instruction execution



#### Defacto Industry Solutions

DEFACTO SOLUTIONS	PROS			
Job schedulers	<ul><li>Widely available</li><li>Easy to use</li></ul>			
Manual task matching	<ul> <li>Addresses root problem</li> <li>Increases performance of accelerated hardware</li> <li>Full control of code optimization cycle</li> </ul>			

#### CONS

- Cannot address root problem
- Can degrade performance
- Cannot granularly manage compute environments
- Cannot set or prioritize performance for business
   objectives

- Reliant on ability to acquire human capital capable of low-level coding and translating between various hardware architectures
- Not scalable
- Time intensive process
- Limited to human capabilities
- Cannot address changes to business objectives or operations on the fly
- Bureaucratic red tape to execute
- Limits production code update potential for product managers and software developers
- Process must be restarted for broad updates
- Security posture only as strong as the weakest task

### Limitation of Other Solutions

	NVAIE/VGPU	MPS	JIT Linking	Fractional timesliced GPUs	MIG
Only works on server architectures	Х	X	X	X	Х
Does not provide kernel use data so cannot use to determine drain on the GPUs	X	X	Х	X	Х
Cannot predict what the current power draw/thermal increase	Х	X	Х	X	Х
Cannot preempt lower priority kernels	X	X	X	X	X
No selection of the best GPU to use	X	X	Х	X	Х
Does not fix the null stream problem	X			X	X
Only time-sliced solutions		X			
Cannot integrate with common job schedulers like SLURM		X			
Requires both CUDA programs to be compiled with a specific flag			X		
Cannot increase/decrease to accommodate workload requiring higher capabilities on the engineerings side					X

## The Arc HPC Effect




# Arc HPC


#### Nexus

- Creates the environment to maximize utilization and performance • Manages the HPC environments
- Increases throughput enabling users to increase user/task density
- Manages multiple accelerator types simultaneously

#### Oracle

- Automates task matching and task deployment • Manages low-level operational execution of instructions in the
- **HPC** environment
- scalable control
- Increases accelerated hardware performance through enterprise











#### **User Group 2**

### **The ArcHPC Method**



#### Following the ArcHPC method, a performance increase is seen even for HBM-bound tasks.

Think of ArcHPC Oracle as an air traffic controller at an airport for instructions; it makes sure that instructions don't impede each other's execution and this results in an increase in the performance of GPUs reducing compute time and increasing user density from 100% to 300%.




### **Benefits of ArcHPC Suite**

- Maintain processor uptime by memory-level parallelism
- Fine-tuning in the GPU task environment for minimum and maximum compute times at intersection points
- Maximizing the optimal thread arrangement
- Optimizing warp scheduling
- Integrates with job schedulers
- Machine code analysis
- Complementary machine code pairing
- Automated task matching and task deployment
- Understanding of accelerated hardware latencies
- Ability to adjust the performance of tasks in real-time based on business objectives

### Arc HPC Interoperability Overview



#### **Common Siloed Infrastructure**



**GPU Servers for Training (2/8 active)** 


75% GPU Resource Wasted

Al Inference Tasks


#### **50% GPU Resource Wasted**

## Arc HPC Infrastructure

#### **100% GPU Resource Utilized**



**GPU Servers for Training & Inference (6/6 active)** 





### Applications



### **Applications**

- Operational Performance
  - Thermodynamic Regulation
  - Power Regulation
  - Performance Regulation
  - Priority System
- Accelerated Hardware Cyber Security
- System Control
  - Databinning
  - Pseudo Hardware "Hardware spoofing"
- RTOS / Pre-emptive
- User Defined Governance and Policy Management
- Firmware Kernel



